



# Timing diagram



state	description
0	clock low, gate low
1	clock high, gate low
2	positive slope detected at high clock, waiting for clock change
3	first pulse
4	delay
5	second pulse
6	clock high, gate high
7	clock low, gate high
8	positive slope detected at low clock, waiting for clock change
9	first and only pulse

## state transition graph



# primitive state transition table


# implication matrix

②

S \ cy	00	01	11	10	y
0	0	8	-	1	1
1	0	-	2	1	1
2	-	3	2	-	1
3	-	3	4	-	0
4	-	5	4	-	1
5	-	5	6	-	0
6	-	7	6	1	1
7	0	7	6	-	1
8	-	8	9	-	1
9	-	7	9	-	0

1	J								
2	3,8	J							
3	X	X	X						
4	5,8	2,4	3,5	X					
5	X	X	X	4,6	X				
6	7,8	2,6	3,7	X	5,7	X			
7	7,8	2,6	3,4	X	5,7	X	J		
8	J	2,9	3,6	X	5,8	X	7,8	6,9	
9	X	X	X	3,9	X	5,9	X	X	X
	0	1	2	3	4	5	6	7	8



# equivalence graph



# minimized state transition table


S \ cy	00	01	11	10	y
0	0	0	6	1	1
1	0	3	1	1	1
2	0	2	2	1	1
3	-	3	4	-	0
4	-	5	4	-	1
5	-	5	2	-	0
6	-	2	6	-	0

# hypercube state code assignment




$q_2$	$q_1$	00	01	11	10	$q_0$
0	0	0	1	6	5	1
1	0	3	2	7	4	1
2	0	2	3	7	4	1
3	1	3	2	7	4	0
4	1	5	6	2	7	1
5	1	6	5	2	7	0
6	1	2	3	7	4	0


wrap 1 and 3



wrap 2 and 6




reroute 0-1 and 1-0 through 6




$q_2$	$q_1$	00	01	11	10	$q_0$
0	0	0	1	6	5	1
1	0	6	3	7	4	1
2	0	2	3	7	4	1
3	1	3	2	7	4	0
4	1	5	6	2	7	1
5	1	6	5	2	7	0
6	1	2	3	7	4	0

wrap 4 and 5



reroute 2-0 through 5 and 2-1 through 6



$q_2$	$q_1$	00	01	11	10	$q_0$
0	0	0	1	6	5	1
1	0	6	3	7	4	1
2	0	5	2	7	4	1
3	1	3	2	7	4	0
4	1	5	6	2	7	1
5	1	6	5	2	7	0
6	1	2	3	7	4	0



### final state code assignment

### final state transition table

④

state	$q_2$	$q_1$	$q_0$	$y$
0	0	0	0	1
1	0	1	1	1
2	1	1	0	1
3	0	0	1	0
4	1	0	1	1
5	1	0	0	0
6	0	1	0	0

s	cor				y
	00	01	11	10	
0	0	0	6	6	1
1	6	3	0	0	1
2	5	2	2	6	1
3	-	3	4	-	0
4	-	5	4	-	1
5	0	5	2	-	0
6	0	2	6	1	0

### SR latch behavior

### SR latch application table

S	R	result
0	0	no change
0	1	0
1	0	1
1	1	illegal

$Q \rightarrow Q'$	S	R
0 0	0	-
0 1	1	0
1 0	0	1
1 1	-	0

### state transition table with SR input

state	code	input $c, q$	next state code	$q_2$		$q_1$		$q_0$	
				$s_2$	$r_2$	$s_1$	$r_1$	$s_0$	$r_0$
0	000	00	0 000	0	-	0	-	0	-
0	000	01	0 000	0	-	0	-	0	-
0	000	11	6 010	0	-	1	0	0	-
0	000	10	6 010	0	-	1	0	0	-
1	011	00	6 010	0	-	-	0	0	1
1	011	01	3 001	0	-	0	1	-	0
1	011	11	1 011	0	-	-	0	-	0
1	011	10	1 011	0	-	-	0	-	0
2	110	00	5 100	-	0	0	1	0	-
2	110	01	2 110	-	0	-	0	0	-
2	110	11	2 110	-	0	-	0	0	-
2	110	10	6 010	0	1	-	0	0	-
3	001	01	3 001	0	-	0	-	-	0
3	001	11	4 101	1	0	0	-	-	0
4	101	01	5 100	-	0	0	-	0	1
4	101	11	4 101	-	0	0	-	-	0
5	100	00	0 000	0	1	0	-	0	-
5	100	01	5 100	-	0	0	-	0	-
5	100	11	2 110	-	0	1	0	0	-
6	010	00	0 000	0	-	0	1	0	-
6	010	01	2 110	1	0	-	0	0	-
6	010	11	6 010	0	-	-	0	0	-
6	010	10	1 011	0	-	-	0	1	0

# Karnaugh maps for SR inputs

5

$R_0$

$q_2 q_1 q_0$	$cq$			
	00	01	11	10
000	1	-	-	-
001	1	0	0	-
011	1	0	0	0
010	1	-	-	0
110	1	-	-	-
111	1	-	-	-
101	1	0	-	-
100	1	-	-	-

$$R_0 = \bar{c}\bar{q} + \bar{c}q_2$$

$S_0$

$q_2 q_1 q_0$	$cq$			
	00	01	11	10
000	0	0	0	0
001	-	-	0	0
011	0	-	-	1
010	0	0	0	1
110	0	0	0	0
111	-	-	-	0
101	-	0	-	-
100	0	0	0	-

$$S_0 = c\bar{q} \bar{q}_2 q_1$$

$R_1$

$q_2 q_1 q_0$	$cq$			
	00	01	11	10
000	1	-	-	-
001	1	0	0	0
011	1	0	0	0
010	1	0	0	0
110	1	0	0	0
111	-	-	-	0
101	-	0	-	-
100	1	0	-	-

$$R_1 = (\bar{q} \oplus q_0) \bar{c}$$

$S_1$

$q_2 q_1 q_0$	$cq$			
	00	01	11	10
000	0	0	1	1
001	-	0	0	-
011	-	0	-	-
010	0	-	-	-
110	0	-	-	-
111	-	-	-	-
101	-	0	0	-
100	0	0	1	-

$$S_1 = c \bar{q}_0$$

$R_2$

$q_2 q_1 q_0$	$cq$			
	00	01	11	10
000	1	-	-	1
001	1	-	0	1
011	-	-	-	-
010	-	0	-	-
110	0	0	0	1
111	-	-	-	-
101	1	0	0	1
100	1	0	0	-

$$R_2 = c\bar{q} + \bar{q} \bar{q}_1$$

$S_2$

$q_2 q_1 q_0$	$cq$			
	00	01	11	10
000	0	0	0	0
001	-	0	0	-
011	0	0	0	0
010	0	1	0	0
110	-	-	-	0
111	-	-	-	-
101	-	-	-	-
100	0	-	-	-

$$S_2 = \bar{q}_1 q_0 c + \bar{c} q_1 \bar{q}_0$$


# Karnaugh map for output

$y$

$q_2 q_1$	$q_0$	
	0	1
00	1	0
01	0	1
11	1	-
10	0	1

$$y = q_2 \oplus q_1 \oplus \bar{q}_0$$

Michał Szopinski  
Solution to lab 3 group 7



```

1  -- Vhdl test bench created from schematic /home/mszopinski/Desktop/labko3/schem.sch -
   Sat Dec 7 17:17:06 2019
2  --
3  -- Notes:
4  -- 1) This testbench template has been automatically generated using types
5  -- std_logic and std_logic_vector for the ports of the unit under test.
6  -- Xilinx recommends that these types always be used for the top-level
7  -- I/O of a design in order to guarantee that the testbench will bind
8  -- correctly to the timing (post-route) simulation model.
9  -- 2) To use this template as your testbench, change the filename to any
10 -- name of your choice with the extension .vhd, and use the "Source->Add"
11 -- menu in Project Navigator to import the testbench. Then
12 -- edit the user defined section below, adding code to generate the
13 -- stimulus for your design.
14 --
15 LIBRARY ieee;
16 USE ieee.std_logic_1164.ALL;
17 USE ieee.numeric_std.ALL;
18 LIBRARY UNISIM;
19 USE UNISIM.Vcomponents.ALL;
20 ENTITY schem_schem_sch_tb IS
21 END schem_schem_sch_tb;
22 ARCHITECTURE behavioral OF schem_schem_sch_tb IS
23
24     COMPONENT schem
25     PORT( clk      :    IN  STD_LOGIC;
26           gate    :    IN  STD_LOGIC;
27           y       :    OUT STD_LOGIC;
28           q       :    OUT STD_LOGIC_VECTOR (2 DOWNTO 0));
29     END COMPONENT;
30
31     SIGNAL clk      :    STD_LOGIC := '0'; -- SET DEFAULT VALUES
32     SIGNAL gate    :    STD_LOGIC := '0';
33     SIGNAL y       :    STD_LOGIC;
34     SIGNAL q       :    STD_LOGIC_VECTOR (2 DOWNTO 0);
35 BEGIN
36
37     UUT: schem PORT MAP(
38         clk => clk,
39         gate => gate,
40         y => y,
41         q => q
42     );
43
44     -- SET CLOCK
45     clk <= not clk after 1 ns;
46
47 -- *** Test Bench - User Defined Section ***
48 tb : PROCESS
49 BEGIN
50     wait for 5.5 ns;
51     gate <= '1';
52     wait for 10 ns;
53     gate <= '0';
54
55     wait for 15 ns;
56     gate <= '1';
57     wait for 10 ns;
58     gate <= '0';
59
60     WAIT; -- will wait forever
61 END PROCESS;
62 -- *** End Test Bench - User Defined Section ***
63
64 END;
65

```

- clk
- gate
- y
- q[2:0]

