



```

1 -- Vhdl test bench created from schematic /home/mszopinski/Desktop/labko4/schem.sch - Sat Dec 14 00:00:52 2019
2 --
3 -- Notes:
4 -- 1) This testbench template has been automatically generated using types
5 -- std_logic and std_logic_vector for the ports of the unit under test.
6 -- Xilinx recommends that these types always be used for the top-level
7 -- I/O of a design in order to guarantee that the testbench will bind
8 -- correctly to the timing (post-route) simulation model.
9 -- 2) To use this template as your testbench, change the filename to any
10 -- name of your choice with the extension .vhd, and use the "Source->Add"
11 -- menu in Project Navigator to import the testbench. Then
12 -- edit the user defined section below, adding code to generate the
13 -- stimulus for your design.
14 --
15 LIBRARY ieee;
16 USE ieee.std_logic_1164.ALL;
17 USE ieee.numeric_std.ALL;
18 LIBRARY UNISIM;
19 USE UNISIM.Vcomponents.ALL;
20 ENTITY schem_schem_sch_tb IS
21 END schem_schem_sch_tb;
22 ARCHITECTURE behavioral OF schem_schem_sch_tb IS
23
24 COMPONENT schem
25 PORT( x : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
26       clock : IN STD_LOGIC;
27       load : IN STD_LOGIC;
28       zero : OUT STD_LOGIC;
29       n : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
30       result : OUT STD_LOGIC_VECTOR (6 DOWNTO 0));
31 END COMPONENT;
32
33 SIGNAL result : STD_LOGIC_VECTOR (6 DOWNTO 0);
34 SIGNAL x : STD_LOGIC_VECTOR (3 DOWNTO 0) := "0000"; -- SET DEFAULT VALUES
35 SIGNAL clock : STD LOGIC := '0';
36 SIGNAL load : STD_LOGIC := '0';
37 SIGNAL zero : STD_LOGIC;
38 SIGNAL n : STD_LOGIC_VECTOR (3 DOWNTO 0) := "0000";
39
40 BEGIN
41
42     UUT: schem PORT MAP(
43         x => x,
44         clock => clock,
45         load => load,
46         n => n,
47         result => result,
48         zero => zero
49     );
50
51     clock <= not clock after 1 ns; -- SET CLOCK
52
53 -- *** Test Bench - User Defined Section ***
54 tb : PROCESS
55 BEGIN
56     wait for 14 ns;
57
58     x <= "0010";
59     n <= "0011";
60     load <= '1';
61     wait for 2 ns;
62     load <= '0';
63
64     WAIT; -- will wait forever
65 END PROCESS;
66 -- *** End Test Bench - User Defined Section ***
67
68 END;
69

```