



```

1  -- Vhdl test bench created from schematic /home/mszopinski/Desktop/labko4/designedsystem.sch - Fri Dec 13 17:45:32 2019
2  --
3  -- Notes:
4  -- 1) This testbench template has been automatically generated using types
5  -- std_logic and std_logic_vector for the ports of the unit under test.
6  -- Xilinx recommends that these types always be used for the top-level
7  -- I/O of a design in order to guarantee that the testbench will bind
8  -- correctly to the timing (post-route) simulation model.
9  -- 2) To use this template as your testbench, change the filename to any
10 -- name of your choice with the extension .vhd, and use the "Source->Add"
11 -- menu in Project Navigator to import the testbench. Then
12 -- edit the user defined section below, adding code to generate the
13 -- stimulus for your design.
14 --
15 LIBRARY ieee;
16 USE ieee.std_logic_1164.ALL;
17 USE ieee.numeric_std.ALL;
18 LIBRARY UNISIM;
19 USE UNISIM.Vcomponents.ALL;
20 ENTITY designedsystem_designedsystem_sch_tb IS
21 END designedsystem_designedsystem_sch_tb;
22 ARCHITECTURE behavioral OF designedsystem_designedsystem_sch_tb IS
23
24 COMPONENT designedsystem
25 PORT( clock : IN STD_LOGIC;
26       b : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
27       a : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
28       start : IN STD_LOGIC;
29       ready : OUT STD_LOGIC;
30       result : OUT STD_LOGIC_VECTOR (6 DOWNTO 0));
31 END COMPONENT;
32
33 SIGNAL clock : STD_LOGIC := '0'; -- SET DEFAULT VALUES
34 SIGNAL b : STD_LOGIC_VECTOR (3 DOWNTO 0) := "0000";
35 SIGNAL a : STD_LOGIC_VECTOR (3 DOWNTO 0) := "0000";
36 SIGNAL start : STD_LOGIC := '0';
37 SIGNAL ready : STD_LOGIC;
38 SIGNAL result : STD_LOGIC_VECTOR (6 DOWNTO 0);
39
40 BEGIN
41
42     UUT: designedsystem PORT MAP(
43         clock => clock,
44         b => b,
45         a => a,
46         start => start,
47         ready => ready,
48         result => result
49     );
50
51     clock <= not clock after 1 ns; -- SET CLOCK
52
53 -- *** Test Bench - User Defined Section ***
54 tb : PROCESS
55 BEGIN
56     wait for 14 ns;
57
58     -- multiply 10 by 3 and divide by 2
59     -- expected result: 15 (0001111)
60     a <= "1010";
61     b <= "0011";
62     start <= '1';
63     wait until ready = '1';
64     wait for 3 ns;
65     start <= '0';
66
67     wait for 15 ns;
68
69     -- multiply 10 by 0 and divide by 2
70     -- expected result: 0 (0, instantaneous result)
71     a <= "1010";
72     b <= "0000";
73     start <= '1';
74     wait until ready = '1';
75     wait for 3 ns;
76     start <= '0';
77
78     wait for 15 ns;
79
80     -- multiply 1 by 15 and divide by 2
81     -- expected result: 7 (0111, maximum calculation length)
82     a <= "0001";
83     b <= "1111";
84     start <= '1';
85     wait until ready = '1';
86     wait for 3 ns;
87     start <= '0';
88
89     WAIT; -- will wait forever
90 END PROCESS;
91 -- *** End Test Bench - User Defined Section ***
92
93 END;
94

```






```

1 -- Vhdl test bench created from schematic /home/mszopinski/Desktop/labko4/control.sch - Fri Dec 13 21:03:33 2019
2 --
3 -- Notes:
4 -- 1) This testbench template has been automatically generated using types
5 -- std_logic and std_logic_vector for the ports of the unit under test.
6 -- Xilinx recommends that these types always be used for the top-level
7 -- I/O of a design in order to guarantee that the testbench will bind
8 -- correctly to the timing (post-route) simulation model.
9 -- 2) To use this template as your testbench, change the filename to any
10 -- name of your choice with the extension .vhd, and use the "Source->Add"
11 -- menu in Project Navigator to import the testbench. Then
12 -- edit the user defined section below, adding code to generate the
13 -- stimulus for your design.
14 --
15 LIBRARY ieee;
16 USE ieee.std_logic_1164.ALL;
17 USE ieee.numeric_std.ALL;
18 LIBRARY UNISIM;
19 USE UNISIM.Vcomponents.ALL;
20 ENTITY control_control_sch_tb IS
21 END control_control_sch_tb;
22 ARCHITECTURE behavioral OF control_control_sch_tb IS
23
24 COMPONENT control
25 PORT( internal_ready : IN STD_LOGIC;
26       start : IN STD_LOGIC;
27       clock : IN STD_LOGIC;
28       load : OUT STD_LOGIC;
29       ready : OUT STD_LOGIC);
30 END COMPONENT;
31
32 SIGNAL internal_ready : STD_LOGIC := '1'; -- SET DEFAULT VALUES
33 SIGNAL start : STD_LOGIC := '0';
34 SIGNAL clock : STD_LOGIC := '0';
35 SIGNAL load : STD_LOGIC;
36 SIGNAL ready : STD_LOGIC;
37
38 BEGIN
39
40 UUT: control PORT MAP(
41   internal_ready => internal_ready,
42   start => start,
43   clock => clock,
44   load => load,
45   ready => ready
46 );
47
48   clock <= not clock after 1 ns; -- SET CLOCK
49
50 -- *** Test Bench - User Defined Section ***
51 tb : PROCESS
52 BEGIN
53   wait for 20 ns;
54
55   -- multiplication by non 0
56   start <= '1';
57   wait for 1 ns;
58   internal_ready <= '0';
59   wait for 5 ns;
60   internal_ready <= '1';
61   wait for 5 ns;
62   start <= '0';
63   wait for 20 ns;
64
65   -- multiplication by 0
66   start <= '1';
67   wait for 11 ns;
68   start <= '0';
69   wait for 20 ns;
70
71   WAIT; -- will wait forever
72 END PROCESS;
73 -- *** End Test Bench - User Defined Section ***
74
75 END;
76

```



```

1  -- Vhdl test bench created from schematic /home/mszopinski/Desktop/labko4/datapath.sch - Fri Dec 13 16:20:58 2019
2  --
3  -- Notes:
4  -- 1) This testbench template has been automatically generated using types
5  -- std_logic and std_logic_vector for the ports of the unit under test.
6  -- Xilinx recommends that these types always be used for the top-level
7  -- I/O of a design in order to guarantee that the testbench will bind
8  -- correctly to the timing (post-route) simulation model.
9  -- 2) To use this template as your testbench, change the filename to any
10 -- name of your choice with the extension .vhd, and use the "Source->Add"
11 -- menu in Project Navigator to import the testbench. Then
12 -- edit the user defined section below, adding code to generate the
13 -- stimulus for your design.
14 --
15 LIBRARY ieee;
16 USE ieee.std_logic_1164.ALL;
17 USE ieee.numeric_std.ALL;
18 LIBRARY UNISIM;
19 USE UNISIM.Vcomponents.ALL;
20 ENTITY datapath_datapath_sch_tb IS
21 END datapath_datapath_sch_tb;
22 ARCHITECTURE behavioral OF datapath_datapath_sch_tb IS
23
24 COMPONENT datapath
25 PORT( clock : IN STD_LOGIC;
26       a : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
27       b : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
28       internal_ready : OUT STD_LOGIC;
29       load : IN STD_LOGIC;
30       result : OUT STD_LOGIC_VECTOR (6 DOWNTO 0));
31 END COMPONENT;
32
33 SIGNAL clock : STD_LOGIC := '0'; -- SET DEFAULT VALUES
34 SIGNAL a : STD_LOGIC_VECTOR (3 DOWNTO 0) := "0000";
35 SIGNAL b : STD_LOGIC_VECTOR (3 DOWNTO 0) := "0000";
36 SIGNAL internal_ready : STD_LOGIC;
37 SIGNAL load : STD_LOGIC := '0';
38 SIGNAL result : STD_LOGIC_VECTOR (6 DOWNTO 0);
39
40 BEGIN
41
42     UUT: datapath PORT MAP(
43         clock => clock,
44         a => a,
45         b => b,
46         internal_ready => internal_ready,
47         load => load,
48         result => result
49     );
50
51     clock <= not clock after 1 ns; -- SET CLOCK
52
53 -- *** Test Bench - User Defined Section ***
54 tb : PROCESS
55 BEGIN
56     wait for 14 ns;
57
58     -- multiply 10 by 3 and divide by 2
59     -- expected result: 15 (0001111)
60     a <= "1010";
61     b <= "0011";
62     load <= '1';
63
64     -- wait one clock cycle to load registers
65     wait for 1 ns;
66     load <= '0';
67
68     WAIT; -- will wait forever
69 END PROCESS;
70 -- *** End Test Bench - User Defined Section ***
71
72 END;
73

```